About Job

CTC Undisclosed Job Location Canada Experience 5 - 8 yrs

Description

Xilinx is looking for a talented individual to join the Wired IP and Solutions Group (WISG) in the position of Senior Design Engineer 1. The successful candidate will join our RTL design team developing ASIC, FPGA and ACAP-based intellectual property (IP) to address the needs of state-of-the-art wired communications systems.

It is expected that the candidate will be experienced in Verilog RTL coding, and front-end design flows. Working knowledge of test and verification strategies and processes would be an asset, as would experience with scripting languages such as Python, Perl and TCL. It would also be desirable for applicants to have experience with wired communications protocols, ASIC and FPGA architecture and design, and EDA design processes.

The successful candidate will have demonstrated their technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.

In addition to strong technical abilities, the position requires excellent written and verbal communication skills that will be utilized for multi-location collaboration, and developing design specifications. A desire to mentor and coach junior engineers would be a plus.

We are building the next generation Internet. Xilinx already holds a leading position in the wired infrastructure manufacturing industry and is technologically well positioned to drive the programmable imperative into all areas of advanced networking systems. This job opening presents an opportunity to work with a highly motivated team, best-in-class configurable silicon and software and industry leading wired communications technologies.

Requirements:

BSEE minimum required.

5 years digital design ASIC/FPGA experience

Experience in ASIC/FPGA design and verification flows.

Familiarity with modern verification practices including System Verilog, UVM and assertion-based test

Experience and knowledge of communications standards (such as Ethernet, OTN, Interlaken)

Excellent written and verbal communication skills.

Desired:

Expertise in System Verilog and/or VHDL

Experience designing digital communication systems (examples would include Ethernet, optical communications, and packet processing applications)

Experience with Xilinx tools and flow